JPH0514292B2 - - Google Patents

Info

Publication number
JPH0514292B2
JPH0514292B2 JP58173792A JP17379283A JPH0514292B2 JP H0514292 B2 JPH0514292 B2 JP H0514292B2 JP 58173792 A JP58173792 A JP 58173792A JP 17379283 A JP17379283 A JP 17379283A JP H0514292 B2 JPH0514292 B2 JP H0514292B2
Authority
JP
Japan
Prior art keywords
resident area
area
address
resident
tag
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58173792A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6065358A (ja
Inventor
Hideo Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58173792A priority Critical patent/JPS6065358A/ja
Publication of JPS6065358A publication Critical patent/JPS6065358A/ja
Publication of JPH0514292B2 publication Critical patent/JPH0514292B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58173792A 1983-09-20 1983-09-20 キヤツシユ制御方式 Granted JPS6065358A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58173792A JPS6065358A (ja) 1983-09-20 1983-09-20 キヤツシユ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58173792A JPS6065358A (ja) 1983-09-20 1983-09-20 キヤツシユ制御方式

Publications (2)

Publication Number Publication Date
JPS6065358A JPS6065358A (ja) 1985-04-15
JPH0514292B2 true JPH0514292B2 (en]) 1993-02-24

Family

ID=15967236

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58173792A Granted JPS6065358A (ja) 1983-09-20 1983-09-20 キヤツシユ制御方式

Country Status (1)

Country Link
JP (1) JPS6065358A (en])

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS559201A (en) * 1978-06-30 1980-01-23 Fujitsu Ltd Buffer memory control system
JPS5619571A (en) * 1979-07-23 1981-02-24 Nec Corp Buffer memory unit

Also Published As

Publication number Publication date
JPS6065358A (ja) 1985-04-15

Similar Documents

Publication Publication Date Title
AU2004218704A1 (en) Lazy flushing of translation lookaside buffers
JPH0137773B2 (en])
US4731740A (en) Translation lookaside buffer control system in computer or virtual memory control scheme
JP2818415B2 (ja) バッファ記憶装置
JPH0260012B2 (en])
US5530835A (en) Computer memory data merging technique for computers with write-back caches
JPH0514292B2 (en])
EP0224168A2 (en) Buffer storage control system
EP0598570A2 (en) Region configuration system and method for controlling memory subsystem operations by address region
JPS6329297B2 (en])
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPS6351296B2 (en])
JP3030037B2 (ja) 主記憶装置
JPH024016B2 (en])
JP2564377B2 (ja) キャッシュメモリを備えた情報処理装置
JPH024017B2 (en])
JPH02101552A (ja) アドレス変換バッファ処理方式
JPS6141023B2 (en])
JPS6135583B2 (en])
JPS63127349A (ja) マイクロプロセサ処理装置
JPH0512109A (ja) キヤツシユメモリ方式
JPS60153554A (ja) プロセッサ
JPH0448263B2 (en])
JPS638849A (ja) キヤツシユメモリ制御方式
JPH0337217B2 (en])